Architecture and Code Optimization (TACO)


Search Issue
enter search term and/or author name


ACM Transactions on Architecture and Code Optimization (TACO), Volume 4 Issue 3, September 2007

Cross-component energy management: Joint adaptation of processor and memory
Xiaodong Li, Ritu Gupta, Sarita V. Adve, Yuanyuan Zhou
Article No.: 14
DOI: 10.1145/1275937.1275938

Researchers have proposed the use of adaptation to reduce the energy consumption of different hardware components, such as the processor, memory, disk, and display for general-purpose applications. Previous algorithms to control these adaptations,...

Fairness enforcement in switch on event multithreading
Ron Gabor, Shlomo Weiss, Avi Mendelson
Article No.: 15
DOI: 10.1145/1275937.1275939

The need to reduce power and complexity will increase the interest in Switch On Event multithreading (coarse-grained multithreading). Switch On Event multithreading is a low-power and low-complexity mechanism to improve processor throughput by...

Precise automatable analytical modeling of the cache behavior of codes with indirections
Diego Andrade, Basilio B. Fraguela, Ramón Doallo
Article No.: 16
DOI: 10.1145/1275937.1275940

The performance of memory hierarchies, in which caches play an essential role, is critical in nowadays general-purpose and embedded computing systems because of the growing memory bottleneck problem. Unfortunately, cache behavior is very unstable...

Java object header elimination for reduced memory consumption in 64-bit virtual machines
Kris Venstermans, Lieven Eeckhout, Koen De Bosschere
Article No.: 17
DOI: 10.1145/1275937.1275941

Memory performance is an important design issue for contemporary computer systems given the huge processor/memory speed gap. This paper proposes a space-efficient Java object model for reducing the memory consumption of 64-bit Java virtual...

VLIW instruction scheduling for minimal power variation
Shu Xiao, Edmund M.-K. Lai
Article No.: 18
DOI: 10.1145/1275937.1275942

The focus of this paper is on the minimization of the variation in power consumed by a VLIW processor during the execution of a target program through instruction scheduling. The problem is formulated as a mixed-integer program (MIP) and a...

Unified control flow and data dependence traces
Sriraman Tallam, Rajiv Gupta
Article No.: 19
DOI: 10.1145/1275937.1275943

We describe the design, generation, and compression of the extended whole program path (eWPP), representation that not only captures the control flow history of a program execution but also its data dependence history. This representation...