Architecture and Code Optimization (TACO)


Search Issue
enter search term and/or author name


ACM Transactions on Architecture and Code Optimization (TACO), Volume 4 Issue 2, June 2007

Online diagnosis of hard faults in microprocessors
Fred A. Bower, Daniel J. Sorin, Sule Ozev
Article No.: 8
DOI: 10.1145/1250727.1250728

We develop a microprocessor design that tolerates hard faults, including fabrication defects and in-field faults, by leveraging existing microprocessor redundancy. To do this, we must: detect and correct errors, diagnose hard faults at the field...

A study of thread migration in temperature-constrained multicores
Pierre Michaud, André Seznec, Damien Fetis, Yiannakis Sazeides, Theofanis Constantinou
Article No.: 9
DOI: 10.1145/1250727.1250729

Temperature has become an important constraint in high-performance processors, especially multicores. Thread migration will be essential to exploit the full potential of future thermally constrained multicores. We propose and study a thread...

Code reordering on limited branch offset
Yu Chen, Fuxin Zhang
Article No.: 10
DOI: 10.1145/1250727.1250730

Since the 1980's code reordering has gained popularity as an important way to improve the spatial locality of programs. While the effect of the processor's microarchitecture and memory hierarchy on this optimization technique has been...

Inter-cluster communication in VLIW architectures
A. S. Terechko, H. Corporaal
Article No.: 11
DOI: 10.1145/1250727.1250731

The traditional VLIW (very long instruction word) architecture with a single register file does not scale up well to address growing performance demands on embedded media processors. However, splitting a VLIW processor in smaller clusters, which...

A compiler cost model for speculative parallelization
Jialin Dou, Marcelo Cintra
Article No.: 12
DOI: 10.1145/1250727.1250732

Speculative parallelization is a technique that allows code sections that cannot be fully analyzed by the compiler to be aggressively executed in parallel. However, while speculative parallelization can potentially deliver significant speedups,...

SSA-based mobile code: Implementation and empirical evaluation
Wolfram Amme, Jeffery von Ronne, Michael Franz
Article No.: 13
DOI: 10.1145/1250727.1250733

Although one might expect transportation formats based on static single-assignment form (SSA) to yield faster just-in-time compilation times than those based on stack-based virtual machines, this claim has not previously been validated, in...