enter search term and/or author name
Probabilistic modeling for job symbiosis scheduling on SMT processors
Stijn Eyerman, Lieven Eeckhout
Article No.: 7
Symbiotic job scheduling improves simultaneous multithreading (SMT) processor performance by coscheduling jobs that have “compatible” demands on the processor's shared resources. Existing approaches however require a sampling phase,...
Integer affine transformations of parametric ℤ-polytopes and applications to loop nest optimization
Rachid Seghir, Vincent Loechner, Benoît Meister
Article No.: 8
The polyhedral model is a well-known compiler optimization framework for the analysis and transformation of affine loop nests. We present a new method to solve a difficult geometric operation that is raised by this model: the integer affine...
This article presents a novel optimizing compiler for general purpose computation on graphics processing units (GPGPU). It addresses two major challenges of developing high performance GPGPU programs: effective utilization of GPU memory hierarchy...
Automatic code overlay generation and partially redundant code fetch elimination
Choonki Jang, Jaejin Lee, Bernhard Egger, Soojung Ryu
Article No.: 10
There is an increasing interest in explicitly managed memory hierarchies, where a hierarchy of distinct memories is exposed to the programmer and managed explicitly in software. These hierarchies can be found in typical embedded systems and an...
TACOMA: Server and workload management in internet data centers considering cooling-computing power trade-off and energy proportionality
Zahra Abbasi, Georgios Varsamopoulos, Sandeep K. S. Gupta
Article No.: 11
A two-tier Internet data center management scheme, TACOMA, with thermal-aware server provisioning (TASP) in one tier, and thermal-aware workload distribution (TAWD) in the other is proposed. TASP and TAWD coordinate to maximize the...
Benefits of selective packet discard in networks-on-chip
Andreas Lankes, Thomas Wild, Stefan Wallentowitz, Andreas Herkersdorf
Article No.: 12
Today, Network on Chip concepts principally assume inherent lossless operation. Considering that future nanometer CMOS technologies will witness increased sensitivity to all forms of manufacturing and environmental variations (e.g., IR drop, soft...